# Introduction to Verilog HDL

Behavioral description of logic circuits with Verilog HDL (IEEE1364)

## 1. Overview

# Steps of Learning HDL

- Goal of this class
  - Understanding a description for logic synthesis
  - Understanding a description for simulation
- Goal of Integrated Circuit Design and Practice
  - Understanding an architecture of microprocessors with HDL including
    - BUS
    - Memory
    - Instruction set
    - Various arithmetic algorithm
    - Parallel processing and pipeline control
- Moreover...
  - Usage of intellectual properties (IPs)

## References in Japanese

- ・ 深山正幸他「HDLによるVLSI設計」第2版,共
   立出版 ISBN 4-320-12027-2
- You can find many references on web sites, for example,
  - http://cas.eedept.kobe-u.ac.jp/~arai/Verilog/chap5.html
  - https://furien.jp/columns/303/

## HDL Simulator

- ModelSim Intel FPGA Edition (Lite) https://www.intel.co.jp/content/www/jp/ja/sof tware/programmable/quartus-prime/modelsim.html
- See Appendix 1a and 1b.

# LSI/FPGA design flow with HDL



# The purpose of HDL description



Logic tester in Kanazawa University: http://jaco.ec.t.kanazawa-u.ac.jp/edu/vlsi/ni6570/

## 2. HDL description in RTL

RTL: register transfer level

means the level of detail which describes the digital processing and controlling the signal flow for each clock edge. The logic circuit can be absolutely synthesize from the description.

#### Combinational logic with assign statement



#### Combinational logic with always statement



# Assignment and variable types in RTL

Statement	Type restriction	Location	Execution timing
assign $a = b;$	left side: wire right side: reg or wire	outside of always block	When the right side is updated.
a <= b; (non-blocking assignment)	left side: reg right side: reg or wire	inside of always block	When the always block is asserted.

Note: Normally, the register (D-FF) is synthesized by the non-blocking assignment to the reg variable, however, the always block which does not synchronize the clock does not generate the register.

### Conditional assign statement





Note: The non-blocking assignment is normally used to describe the functions of the information processing. The assign statement is useful to output the value of the registers from the output port.

# Variable types in RTL

Type declaration	Application	Remarks
reg a; reg [15:0] a;	Logic variable of the register	left side of <=
wire a; wire [15:0] a;	Logic variable of the wire The declaration of wire can be omitted.	left side of assign =
integer a;	Do not use the integer for the logic variables. This type is dedicated to the bit number or loop counter.	Do not assign to reg and wire.

## Constant and Literal

Statement	Description	Remarks	
parameter a = 0;	Declaration of constant	A type of parameter depends on the initial number.	
a <= 8'b00001111;	Binary number		
a <= 8'd15;	Decimal number		
a <= 8'h0f;	Hexadecimal number		
Bit Logical value Radix	0 1 X Undefined Z High-impedance (no dr	rive)	

# Sequential logic with always statement



The multiple "<=" is simultaneously executed. Thus, the value of the register "ar" in 2nd line is different from the 1st one. This is really different from the programing language See next slide. 15

#### Non-blocking assignment in always block



### Truth table with case statement

	<u>address</u>	word
3bit Decoder	000	00000001
module dec3 (address, word);	001	00000010
input [2:0] address;	010	00000100
output [7:0] word;	011	00001000
$\Gamma_{1}$	100	00010000
reg [7:0] word:	101	00100000
	110	01000000
always @(address) begin	111	1000000
case (address)		
3'b000 : word <= 8'b00000001;	3'b101 : wor	d <= 8'b00100000;
3'b001 : word <= 8'b00000010;	3'b110 : wor	d <= 8'b01000000;
3'b010 : word <= 8'b00000100;	3'b111: word	d <= 8'b1000000;
3'b011 : word <= 8'b00001000;	default : wor	$d \leq 8'bxxxxxxx;$
3'b100 : word <= 8'b00010000;	endcase	▶
└── 3'b 3bit binary number	end A "def	ault" assignment is
4'h0 4bit hexadecimal number	endmodule recom	mended in a case statement

#### Conditional branch with case statement

4bit MUX	4
module mux4 (a, b, c, d, sel, x); input [3:0] a, b, c, d; input [1:0] sel; output [3:0] x;	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
wire [3:0] a, b, c, d; wire [1:0] sel; reg [3:0] x;	sel
always @(a or b or c or d or sel) begin case (sel)	
2'b00 : x <= a;	default : x <= 4'bxxxx;
2'b01 : x <= b;	endcase
2'b10 : x <= c;	end
2'b11 : x <= d;	endmodule

### State transition with if-else statement



#### Asynchronous reset



#### Hierarchically organized description





### 4. HDL description of test bench

The test bench includes the DUT (Device Under Test) or UUT(Unit Under Test), the sequence of the input vector, and the directive to the simulator, which can be described by HDL code in any level of detail.

# HDL Simulation

- Functional simulation
  - Logic simulation without respect to a gate propagation delay and the wiring delay.
  - A functional simulation is performed to verify the HDL description.
- Timing simulation
  - The logic simulation with considering a delay times
  - A timing simulation is performed to detect the malfunction.
  - After synthesis
    - A gate propagation delay is considered and the wiring delay is approximately estimated from a statistical data.
  - After place and route
    - A gate propagation delay and the accurate delay time of each wire are considered.

## Structure of Test bench

- A test bench includes input vectors, instances of DUT, and directives to specify output signals.
- A test bench is not only an external system of DUT, but also a module in an uppermost layer. Thus, the test bench does not have any port.



25

# Declaration and Instantiation



### Generation of test vector



## "initial" block

- An "initial" statement is performed only once after starting the simulation.
  - Important: Do not use "initial" statement in a description to synthesize a circuit, because the real circuit cannot wait the initialization process to finish by oneself.
  - The initialization process of can be described in an always-block started by the external signal such as PoR (Power-on reset) or CS (chip select).

### Blocking assignment in always-block

- A blocking assignment is sequentially executed in an instruction order.
- Do not use a blocking assignment for the synthesis, because the blocking assignment in the always-block generates a latch circuit and it is difficult to determine the ordering relations between the blocks.

assignment state	assign $b = a;$ assign $c = b;$	c != a
Non-blocking assignment	always @(a, b) begin b <= a; c <= b;	c != a
Blocking assignment	always @(a, b) begin b = a; c = b;	c === a

### 5. Example of Lticka circuit

Learn the simple example of HDL description in RTL and test bench.

# Top module

module LED(WIDTH, CLK, RST_B, OUT);			
input input output	[3:0]	WIDTH; CLK, RST_B; OUT;	<ul><li>// Duty Ratio (0 - 15)</li><li>// Clock, Reset</li><li>// Blinking PWM Output</li></ul>
wire		dout, pout;	
<pre>// Structure of Modules DIV div1(.CLK(CLK), .RST_B(RST_B), .DOUT(dout)); PWM pwm1(.WIDTH(WIDTH), .CLK(dout), .RST_B(RST_B), .POUT(pout)); BLNK blnk1(.IN(pout), .RST_B(RST_B), .OUT(OUT));</pre>			
endmodu	le		

## Divider

```
module DIV(CLK, RST_B, DOUT);
                  NDIV = 15; // Bit of Divider
  parameter
                  CLK, RST_B; // Clock, Reset
 input
                  DOUT;
                               // PWM Output
  output
                  DOUT;
 reg
 reg [NDIV-1:0]
                  div;
  always @(posedge CLK or negedge RST B) begin
    if(!RST_B) begin
      div <= 0;
      DOUT <= 1'b0;
    end
    else begin
      div \leq div + 1;
      DOUT <= (&div) ? ~DOUT : DOUT;
    end
 end
endmodule
```

### Pulse width modulator

```
module PWM(WIDTH, CLK, RST_B, POUT);
         [3:0]
                   WIDTH;
                            // Pulse width
  input
                   CLK, RST B; // Clock, Reset
  input
                   POUT;
                                // PWM Output
  output
                   POUT:
  reg
         [3:0]
                   count;
  reg
  always @(posedge CLK or negedge RST B) begin
    if(!RST_B) begin
      POUT <= 1'b0;
      count <= 4'b0000;
    end
    else begin
      count \leq count + 4'b0001;
      POUT <= (WIDTH >= count);
    end
  end
endmodule
```

# Blinking

```
module BLNK(IN, RST_B, OUT);
```

```
parameter Nper = 256; // Period of blinking
input IN, RST_B; // Input, Reset
output OUT; // Blinking Output
reg [8:0] cnt;
```

```
always @(posedge IN or negedge RST_B) begin
    if(!RST_B) begin
        cnt <= 9'b000000000;
    end
    else begin
        cnt <= cnt + 9'b000000001;
    end
end
assign OUT = (cnt < Nper) ? IN : 1'b0;</pre>
```

### Test bench

`timescale 1ns / 1ns module tb\_led; // Inputs reg [3:0] width; clk; reg rst\_b; reg // Outputs wire out; // Half cycle of clock parameter hf\_cycle = 1; parameter Nstep = 100000000; parameter DUTY = 5; integer i, j; // Instantiate the Unit Under Test LED uut (.WIDTH(width), .CLK(clk), .RST\_B(rst\_b), .OUT(out));

### Test bench (cont'd)

```
initial begin
    // Initialize Inputs
     width <= 4'b0000;
    rst b <= 1'b0;
    // Wait 100 ns for global reset
     #(2*hf_cycle) rst_b <= 1'b1;
    // pulse width modulation
    for (j = 0; j < Nstep/(64*65536); i = i + 1)
       #(64*65536*hf_cycle) width <= width + 1'b0001;
     end
     // Clock Generation
    initial begin
       clk \le 1'b0;
       for (i = 0; i < Nstep; i = i + 1)
           #(hf cycle) clk \leq \sim clk;
       $finish;
     end
endmodule
```

# Summary

- A logic circuit can be synthesized from HDL code written in RTL.
- The test bench can be described by HDL code in any level of detail by using # delay time.
  - Type in RTL: wire, reg, and integer
  - Assignment in RTL: assign statement or <=</li>
  - Synchronization with clock edge: always @(posedge or negedge)
  - Do not use blocking assignment in RTL to exclude the timing ambiguity.
- Structural description can be used for the hierarchal design.

# Appendix 1a

- 1. Edit and save your Verilog HDL file.
- 2. Start Modelsim.
- 3. Menu [File] [Change Directory...], and choose your working directory in which your Verilog HDL file is saved.
- 4. Click the Compile
  button on the toolbar
  and choose all
  Verilog HDL files
  to be simulated.
- Click the Compile button on the open file selection dialog.



# Appendix 1b

- 6. Confirm the error message in the Transcript window.
- 7. If you find the message "Errors: 0, Warnings: 0", click Done button the file selection dialog.
- 8. Click the Simulation button.
- 9. Choose [work] Your test bench file and click the OK button on "Start Simulation" form.
- 10. Choose the name of the instance of DUT in the "Default" column in the left side.
- 11. Choose the signal names monitored in the "Objects" column in the right side and right-click.
- 12. In the pop-up menu, choose "Add Wave" to add the list of the signal names.
- 13. The waveform window is opened with the tracks of signals.
- 14. Click the "Run-All" button to start the simulation.
- 15. The simulation result is shown in the waveform window