


3.2 Combinational logic

Components of microprocessors

3.2.1 Adder and subtractor

Ripple Carry Adder (RCA)



Truth table of full adder (FA)

A	B	Cin	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$A+B+Cin$
↑ ↑
Add

Full Adder

Truth table

A	B	Cin	Cout	S
0	$\overline{A \oplus B}$	0	0	0
0	0	0	0	1
0	1	0	0	1
0	$A \oplus B$	1	0	0
1	0	0	0	1
1	0	1	1	0
1	$\overline{A \oplus B}$	0	1	0
1	1	1	1	1


Logic



If $(A \oplus B) \oplus Cin = Cout$; $A + B + Cin = \text{Odd number}$
 else $Cout = B$;


Subtractor

$$F = A - B = A + (-B)$$




3bit two's complement

- Complement on two
1. Bit-wise inversion
 2. Addition of 1
(A carry input is used.)






Adder-subtractor




Arithmetic logic unit (ALU)

SUN SPARC



3.2.2 Decoder

Function of binary decoder



A 1-of-N binary decoder asserts one of its n output bits for every integer input value. There are some types of decoder, for example, a BCD to decimal decoder, demultiplexer and code translators.

Truth table of 2 oto4 line decoder

I1	I0	Line	D3	D2	D1	D0
0	0	D0	0	0	0	1
0	1	D1	0	0	1	0
1	0	D2	0	1	0	0
1	1	D3	1	0	0	0

Disjunctive canonical form

$$\left\{ \begin{array}{l} D_0 = \overline{I_1} \cdot \overline{I_0} \\ D_1 = \overline{I_1} \cdot I_0 \\ D_2 = I_1 \cdot \overline{I_0} \\ D_3 = I_1 \cdot I_0 \end{array} \right.$$


Circuit of decoder

$$D_0 = \bar{I}_1 \cdot \bar{I}_0 = \overline{\bar{I}_1 + I_0}$$


$$D_1 = \bar{I}_1 \cdot I_0 = \overline{\bar{I}_1 + \bar{I}_0}$$

$$D_2 = I_1 \cdot \bar{I}_0 = \overline{\bar{I}_1 + I_0}$$

$$D_3 = I_1 \cdot I_0 = \overline{\bar{I}_1 + \bar{I}_0}$$



Usage example of decoder



3.2.3 Shifter

Uses of shifter

- Shift operation
 - Constant multiplication (= Shift and addition), floating-point arithmetic
- Example:
$$\begin{aligned} a * b &= a * (b_n \cdot 2^n + b_{n-1} \cdot 2^{n-1} + \dots + b_0 \cdot 2^0) \\ &= b_n \cdot (a \ll n) + b_{n-1} \cdot (a \ll n-1) + \dots + b_0 \cdot a \end{aligned}$$
- Circuit system
 - Barrel shifter (See next slide.)
 - Logarithmic shifter

Algorithms and circuits of other arithmetic operations (multiplication, division, discrimination, modulo) will be covered in the lectures of integrated circuit C and D.


Barrel shifter

Truth table of right shift operation

Sh3	Sh2	Sh1	Sh0	B3	B2	B1	B0
0	0	0	1	A3	A2	A1	A0
0	0	1	0	A3	A3	A2	A1
0	1	0	0	A3	A3	A3	A2
1	0	0	0	A3	A3	A3	A3


The blue A3 is a sign-extended value.

Rhe n-ch MOSFET switch matrix
(The p-ch MOSFET switch matrix is omitted.)



Sign extension (符号拡張)

Inside the circle: Decimal
Outside the circle: Binary



Extended 6bit complement
(Negative number)


3bit complement

Extended 6bit complement
(Positive number)

→ The value of MSB is added as the upper bits.

3.2.4 Encoder

Function of encoder



If there are $2n$ input lines, and at most only one of them will ever be high, the binary code of this 'hot' line is produced on the n -bit output lines.


Truth table

D3	D2	D1	D0	P1	P0
0	0	0	0	(0	0)
DC	DC	DC	1	1	1
DC	DC	1	0	1	0
DC	1	0	0	0	1
1	0	0	0	0	0


Circuit of encoder

$$\begin{aligned} P_1 &= D_0 + \overline{D_0} \cdot D_1 \\ &= D_0 \cdot (1 + D_1) + \overline{D_0} \cdot D_1 \\ &= D_0 + D_0 \cdot D_1 + \overline{D_0} \cdot D_1 \\ &= D_0 + (D_0 + \overline{D_0}) \cdot D_1 \\ &= D_0 + D_1 \end{aligned}$$

$$\begin{aligned} P_0 &= D_0 + \overline{D_0} \cdot \overline{D_1} \cdot D_2 \\ &= D_0 + \overline{D_0} \cdot (\overline{D_1} \cdot D_2) \\ &= D_0 \cdot (1 + \overline{D_1} \cdot D_2) + \overline{D_0} \cdot (\overline{D_1} \cdot D_2) \\ &= D_0 + (D_0 + \overline{D_0}) \cdot (\overline{D_1} \cdot D_2) \\ &= D_0 + \overline{D_1} \cdot D_2 \end{aligned}$$



Usage example of encoder



V_{in} (V)	Thermometer Code	Binary Code
~ -0.875	1 1 1 1 1 1 1 1	(1) 0 0 0
$-0.875 \sim -0.625$	0 1 1 1 1 1 1 1	1 1 1
$-0.625 \sim -0.375$	0 0 1 1 1 1 1 1	1 1 0
$-0.375 \sim -0.125$	0 0 0 1 1 1 1 1	1 0 1
$-0.125 \sim 0.125$	0 0 0 0 1 1 1 1	1 0 0
$0.125 \sim 0.375$	0 0 0 0 0 1 1 1	0 1 1
$0.375 \sim 0.625$	0 0 0 0 0 0 1 1	0 1 0
$0.625 \sim 0.875$	0 0 0 0 0 0 0 1	0 0 1
$0.875 \sim$	0 0 0 0 0 0 0 0	0 0 0

Encode

