







# Layout example of inverter





# Layout example of inverter (Large W/L)





# Layout example of NAND gate




# Layout example of NOR gate




# Layout example of TG





# Layout example of EXOR gate



# Layout example of D-latch



# Layout example of NAND designed for dynamic CMOS logic





# Layout example of D-FF designed for dynamic CMOS logic

