

### 8. Bias circuits

Kanazawa University Microelectronics Research Lab. Akio Kitagawa

#### 8.1 Current Mirror

#### Electrical potential of the rails






#### Operation Modes of MOSFET


The small-signal parameters  $g_m$  and  $g_{ds}$  are controlled by the bias voltage  $V_{GS}$ in saturation region and sub-threshold region, however, the small-signal parameters also depends on the bias voltage  $V_{DS}$  in linear region. The voltage swing of  $V_{DS}$  is lager than that of  $V_{GS}$ , therefore, the linear region of MOSFET is not used with DC biasing.

Sub-threshold region 
$$I_{DS} = \frac{W_n}{L_n} I_0 e^{\frac{q(V_{GS} - V_{Tn})}{mk_B T}}$$
 Saturation region 
$$I_{DS} = \frac{\beta_n}{2} (V_{GS} - V_{Tn})^2$$
 Linear region 
$$I_{DS} = \beta_n \{ (V_{GS} - V_{Tn}) - \frac{1}{2} V_{DS} \} V_{DS}$$

$$I_{DS} = \beta_n \{ (V_{GS} - V_{Tn}) - \frac{1}{2} V_{DS} \} V_{DS}$$



### Constant voltage circuit



$$\left\{ \begin{array}{l} V_{DS} = V_{GS} \\ \\ V_{DS} \geq V_{GS} - V_{Tn} = \Delta_{OV} \end{array} \right.$$


Therefore, M1 is driven in the saturation region. This circuit can output the voltage  $V_{GS} = const.$ 

In the saturation region


$$I_{D} = I_{ref} = \frac{\beta_{1}}{2} (V_{GS} - V_{Tn})^{2} \quad I_{D} = \text{const.} \quad \rightarrow V_{GS} = \text{const.}$$

$$V_{GS} = \text{const.} \quad \rightarrow I_{D} = \text{const.}$$


#### Current mirror




#### Sink and source of the current mirror



#### Layout sample of the current mirror




#### Deviation from the ideal characteristics



The channel resistance of M2 is not infinite, therefore, M2 cannot work as an ideal current source. The higher drain resistance of M2 is preferable to improve the characteristic of the current source.


### Cascaded Triode (Cascode circuit)

Gate-common MOSFET acts as a trans-impedance amplifier.



The output resistance is amplified to 10~1000times.


#### Cascode current mirror




$$i_{out} = \frac{v_{out}}{(g_{m4} \cdot r_{ds4})r_{ds3}}$$

i<sub>out</sub>, that is, the variation of I<sub>out</sub> is reduced by the large output resistance.

## Bias condition of MOSFET in current mirror circuits






For diode connection: 
$$V_{DS} = V_{Tn} + \Delta_{OV}(I_{DS})$$


For constant 
$$V_{GS}$$
  $V_{DS} \ge \Delta_{OV}(I_{DS})$ 

### Output voltage range of the current mirror



### Wide-swing cascode current mirror (1)

When the MOSFET M3 can work in the saturation region:  $V_{DS} > \Delta_{OV}$ , the lower limit of output voltage can be reduced to  $2\Delta_{OV}$ .




The gate voltage of M4 (=  $2V_{Tn}+2\Delta_{OV}$ ) is over-biased to drive M3 in the saturation region.

The gate voltage of M4 can be lowered to  $V_{Tn}+2\Delta_{OV}$ .

### Wide-swing cascode current mirror (2)


(Do not use this circuit)




In consideration of a bias margin for the M3 saturation, the size of M5 is practically set by W/5L.

## Layout method of long channel MOSFETs


The short channel effect is avoided by the series connection of W/L MOSFETs.



## Current error of the wide swing cascode current mirror




The large L of M1 and M3 can improve the saturation characteristic of the MOSFETs, ←—but the improvement is insufficient.



The current error  $\Delta I_{out}$  occurs by the difference of  $V_{DS1}$  and  $V_{DS3}$ .

\* The problem is remarkable in the short channel MOSFETs.


#### Practical cascode current mirror



If  $I_{ref} = I_{out}$ ,  $V_{DS1} = V_{DS3}$  for the minimum voltage of  $V_{DS3}$ 


#### Drain regulated current mirror

The highly precise circuit with the NFB (Negative Feedback) loop. The drain of M1 and M3 is regulated to the same potential.




I<sub>DS4</sub> is kept a constant value by the NFB control of M4. The output resistance is  $\sim (A_d + 1)(g_{m4}r_{ds4}r_{ds3}).$ 

## Analysis of the drain regulated circuit




# Design sample of the practical regulated drain current mirror



NOTE: The differential amplifier is displaced by an amplifier pair. Do not use this circuit as it is, because M6a and M6b are not regulated.

#### 8.2 Bias circuits

# Cascode current mirror with a voltage reference



## Bias circuit based on the cascode current mirror

