


Lab. 12

# **DESIGN AND CHARACTERIZATION OF SINGLE-END OPA**

# 1. Design of OPA

- Show the design procedure of the 2-stage OPA with the zero-cancellation circuit shown in next slide, with considering the following tips.
  - M6 can be acquitted from the constraint of the phase compensation by using the zero-cancellation circuit. Trim down the size of M6 and  $I_{DS6}$ .
  - You can also design more high-gain OPA by tuning the M6 and M7 with the zero-cancellation circuit.

# Circuit topology



# Spacification sheet for the design

Parameter	Unit	Value	Remarks
<b>GBP</b>	Hz	10M	CL = 1.0pF
<b>A<sub>d</sub></b>	dB	90 (low priority)	@ 100Hz
<b>Phase Margin</b>	degree	60	
<b>A<sub>c</sub></b>	dB	0	@ 100Hz
<b>Slew Rate</b>	V/us	10 (low priority)	CL = 1.0pF
<b>Common-mode input range</b>	V	-1.4 ~ + 2.2	
<b>Bias Current</b>	A	200u	
<b>Reference Current</b>	A	20u	I <sub>SS</sub> = 40uA

## 2. Characterization

- Carry out the DC, AC, and TRAN analysis to evaluate your design of the single-end OPA. Fill in the blank in following specification table and attach the simulation results.
  - NOTE: Measure the input-referred offset voltage by the DC characteristic first though, as use it to perform the other analyses.
  - The drain area and perimeter of MOFET are given by  $W*3u$  and  $W+6u$ , respectively. The source area and perimeter is same as drain.
- Show the result of the noise analysis of  $V(\text{OUT})$  and the input-referred noise  $V(\text{OUT})/\text{gain}$ .
  - Which MOSFET is the dominant noise source? Click the MOSFETs and show the noise power of each MOSFET.

# Specification estimated by the circuit simulation

Evaluation item	Unit	Value	Remarks
<b>GBP</b>	MEGHz		CL = 1.0pF
$A_d$	dB		@ 10Hz
<b>Phase Margin</b>	degree		
$\omega_p$	Hz		
$A_c$	dB		@ 1kHz
<b>CMRR</b>	dB		@ 1kHz
<b>Slew Rate</b>	V/us		CL = 1.0pF
<b>Offset voltage</b>	uV		
<b>Quiescent current</b>	A		