

Lab. 12 Example solution

DESIGN AND CHARACTERIZATION OF SINGLE-END OPA

1. Design of OPA - the phase compensation

$$\omega_u \cong \frac{g_{m1}}{C_C} \quad \omega_{p2} \cong \frac{g_{m6}}{C_L} \quad \omega_z \cong \infty \quad (\text{Zero cancel})$$

The constraint among g_{m1} and g_{m6} can be eliminated by the zero-nulling circuit. Thus, say $g_{m6} = 2g_{m1}$. In the condition of phase compensation,

$$\omega_{p2} > 2\omega_u$$

$$\frac{g_{m6}}{C_L} > 2 \frac{g_{m1}}{C_C}$$

$$C_C > 2C_L \frac{g_{m1}}{g_{m6}} = C_L = 1.0\text{pF}$$

The larger capacitance value of C_C should be chosen to be on the safe side. For example, $C_C = 4.0\text{pF}$.

2. Design of OPA - GBP

$$GBP = \omega_u = \frac{g_{m1}}{C_C}$$

$$g_{m1} = C_C \cdot GBP = 4.0\text{pF} \cdot 2\pi \cdot 10\text{MHz} = 251\text{uS}$$

$$g_{m1} = \sqrt{2\beta_1 I_{DS1}} \quad \beta_1 = \frac{g_{m1}^2}{2I_{DS1}} \quad I_{DS1} = \frac{I_{SS}}{2} = 20\text{uA}$$

$$\begin{aligned} \left(\frac{W}{L}\right)_1 &= \left(\frac{W}{L}\right)_2 = \frac{g_{m1}^2}{2\mu_n C_{OX} I_{DS1}} = \frac{(251\text{uS})^2}{2 \cdot 98\text{u A/V}^2 \cdot 20\text{uA}} = 16.07 \approx 16 \\ &= 32\text{u}/2\text{u} = \underbrace{(16\text{u}/2\text{u})}_{W/L} \underbrace{*2}_M \end{aligned}$$

3. Design of OPA - the maximum commom-mode voltage

$$V_{in}^{max} = VDD - \Delta_{OV3} - |V_{Tp}| + V_{Tn}$$

$$\Delta_{OV3} = \sqrt{\frac{2I_{DS3}}{\beta_3}} = VDD - |V_{Tp}| + V_{Tn} - V_{in}^{max}$$

$$\beta_3 = \frac{2I_{DS3}}{(VDD - |V_{Tp}| + V_{Tn} - V_{in}^{max})^2}$$

$$\begin{aligned} \left(\frac{W}{L}\right)_3 &= \left(\frac{W}{L}\right)_4 = \frac{2I_{DS3}}{\mu_p C_{OX}} \frac{1}{(VDD - |V_{Tp}| + V_{Tn} - V_{in}^{max})^2} \\ &= \frac{2 \cdot 20\mu A}{33\mu A/V^2} \frac{1}{(2.5V - 0.86V + 0.78V - 2.2V)^2} = 25.04 \approx 25 = 50\mu/2\mu = (10\mu/2\mu) \cdot 5 \end{aligned}$$

4. Design of OPA - the minimum commom-mode voltage

$$\Delta_{OV1} = \sqrt{\frac{2I_{DS1}}{\beta_1}} = \sqrt{\frac{2 \cdot 20\mu A}{98\mu A/V^2 \cdot 16}} = 0.160V$$

$$V_{in}^{min} = V_{SS} + V_{Tn} + \Delta_{OV1} + \Delta_{OV5}$$

$$\Delta_{OV5} = \sqrt{\frac{2I_{DS5}}{\beta_5}} = V_{in}^{min} - \Delta_{OV1} - V_{Tn} - V_{SS}$$

$$\beta_5 = \frac{2I_{DS5}}{(V_{in}^{min} - \Delta_{OV1} - V_{Tn} - V_{SS})^2}$$

$$\begin{aligned} \left(\frac{W}{L}\right)_{5a} &= \left(\frac{W}{L}\right)_{5b} = \frac{1}{2} \left(\frac{W}{L}\right)_5 = \frac{2I_{DS5}}{\mu_n C_{OX}} \frac{1}{(V_{in}^{min} - \Delta_{OV1} - V_{Tn} - V_{SS})^2} \\ &= \frac{2 \cdot 20\mu A}{98\mu A/V^2} \frac{1}{(-1.4 - 0.160 - 0.78 + 2.5)^2} = 15.94 \approx 16 = 32\mu/2\mu = (16\mu/2\mu) \cdot 2 \end{aligned}$$

5. Design of OPA - the systematic offset

From the assumption on the phase compensation,

$$g_{m6} = 2g_{m1} = 2 \cdot 251\mu\text{S} = 502\mu\text{S}$$

$$\Delta_{OV4} = \sqrt{\frac{2I_{DS4}}{\beta_4}} = \sqrt{\frac{2 \cdot 20\mu\text{A}}{33\mu\text{A/V}^2 \cdot 25}} = 0.220\text{V}$$

$$V_{GS4} = V_{GS6} \rightarrow \frac{I_{DS6}}{I_{DS4}} = \frac{\beta_6}{\beta_4} \quad g_{m6} = \sqrt{2\beta_6 I_{DS6}} = \sqrt{2\beta_6 \frac{\beta_6}{\beta_4} I_{DS4}} = \beta_6 \Delta_{OV4}$$

$$\beta_6 = \frac{g_{m6}}{\Delta_{OV4}}$$

$$\left(\frac{W}{L}\right)_6 = \frac{g_{m6}}{\mu_p C_{OX}} \frac{1}{\Delta_{OV4}} = \frac{502\mu\text{S}}{33\mu\text{A/V}^2} \frac{1}{0.220\text{V}} = 69.14 \approx 70 = 140/2 = (10/2) \cdot 14$$

$$\left(\frac{W}{L}\right)_7 = \frac{1}{2} \left(\frac{W}{L}\right)_5 \frac{\left(\frac{W}{L}\right)_6}{\left(\frac{W}{L}\right)_4} = \frac{1}{2} 32 \frac{70}{25} = 44.8 \approx 45 = 90\mu/2\mu = (10\mu/2\mu) \cdot 9$$

6. Design of OPA - zero cancelling

$$\left(\frac{W}{L}\right)_{MC1} = \left(\frac{W}{L}\right)_{MC2} = \left(\frac{W}{L}\right)_{MC3} = \left(\frac{W}{L}\right)_6 = 70 = 140\mu/2\mu = (10\mu/2\mu) \cdot 14$$

$$\left(\frac{W}{L}\right)_{MC4} = \left(\frac{W}{L}\right)_7 = 45 = 90\mu/2\mu = (10\mu/2\mu) \cdot 9$$

The bias current and quiescent power consumption

$$I_{DS6} = \frac{\beta_6}{\beta_4} I_{DS4} = \frac{70}{25} 20\mu\text{A} = 56\mu\text{A}$$

$$I_{bias} = I_{ref} + I_{DS5a} + I_{DS5a} + I_{DS_MC4} + I_{DS7} = 3 \cdot 20\mu\text{A} + 2 \cdot 56\mu\text{A} = 172\mu\text{A}$$

$$P_{bias} = I_{bias} \cdot (V_{DD} - V_{SS}) = 172\mu\text{A} \cdot 5.0\text{V} = 860\mu\text{W}$$

7. Design of OPA – other properties

The differential gain

$$A_d = \frac{2\sqrt{\beta_1\beta_6}}{(\lambda_2 + \lambda_4)(\lambda_6 + \lambda_7)} \frac{1}{\sqrt{I_{DS1}I_{DS6}}} = \frac{2\sqrt{\mu_n C_{OX} \left(\frac{W}{L}\right)_1 \mu_p C_{OX} \left(\frac{W}{L}\right)_6}}{(\lambda_2 + \lambda_4)(\lambda_6 + \lambda_7)} \frac{1}{\sqrt{I_{DS1}I_{DS6}}}$$

$$= \frac{2\sqrt{98\text{uA/V}^2 \cdot 16 \cdot 33\text{uA/V}^2 \cdot 70}}{(0.0186 + 0.0114)^2} \frac{1}{\sqrt{20\text{uA} \cdot 56\text{uA}}} = 126374 = 102\text{dB}$$


The slew rate

$$SR = \frac{I_{DS5a} + I_{DS5b}}{C_c} = \frac{40\text{uA}}{4.0\text{pF}} = 10\text{V/us}$$


Schematic

- Draw the schematic of the single-end OPA.
 - or paste the captured schematic with the schematic editor.
- Insert the size (L, W, M) of MOSFET and capacitance value in the schematic.
 - NOTE: The size of MC1 need to be fine-tuned. You have obtained the result $L = 2\mu$, $W = 10\mu$, $M = 14$, but use $L = 2\mu$, $W = 10\mu$, $M = 9$.

Characterization of OPA



DC analysis



AC analysis

Independent Voltage Source - VD [X]

Functions

☒ (none)

☐ PULSE(V1 V2 Tdelay Trise Tfall Ton Period Ncycles)

☐ SINE(Voffset Vamp Freq Td Theta Phi Ncycles)

☐ EXP(V1 V2 Td1 Tau1 Td2 Tau2)

☐ SFFM(Voff Vamp Fcar MDI Fsig)

☐ PWL(t1 v1 t2 v2...)

☐ PWL FILE:

Make this information visible on schematic: ☒

DC Value

DC value:

Make this information visible on schematic: ☒

Small signal AC analysis(AC)

AC Amplitude:

AC Phase:

Make this information visible on schematic: ☒


Parasitic Properties

Series Resistance[Ω]:


Parallel Capacitance[F]:

Make this information visible on schematic: ☒

AC analysis - differential mode



AC analysis - common mode



TRAN analysis

Independent Voltage Source - VD [X]

Functions

☐ (none)

☒ PULSE(V1 V2 Tdelay Trise Tfall Ton Period Ncycles)

☐ SINE(Voffset Vamp Freq Td Theta Phi Ncycles)

☐ EXP(V1 V2 Td1 Tau1 Td2 Tau2)

☐ SFFM(Voff Vamp Fcar MDI Fsig)

☐ PWL(t1 v1 t2 v2...)

☐ PWL FILE:

Vinitial[V]:

Von[V]:

Tdelay[s]:

Trise[s]:

Tfall[s]:

Ton[s]:

Tperiod[s]:

Ncycles:

Make this information visible on schematic: ☒

DC Value

DC value:

Make this information visible on schematic: ☒

Small signal AC analysis(AC)

AC Amplitude:

AC Phase:

Make this information visible on schematic: ☒


Parasitic Properties

Series Resistance[Ω]:

Parallel Capacitance[F]:

Make this information visible on schematic: ☒

TRAN analysis - step response



Spacification estimated by the circuit simulation

Evaluation item	Unit	Value	Remarks
GBP	MEGHz	21.9	CL = 1.0pF
A_d	dB	98.5	@ 10Hz
Phase Margin	degree	68.9	
ω_p	Hz	269.1	
A_c	dB	-41.7dB	@ 1kHz
CMRR	dB	140.2	@ 1kHz
Slew Rate	V/us	11.23	CL = 1.0pF
Offset voltage	uV	-10.2	
Quiescent current	uA	189.9	

Noise analysis

Input-referred noise ($V/\text{Hz}^{-1/2}$)

Output noise ($V/\text{Hz}^{-1/2}$)

